We review development of In(Ga)As-channel MOSFETs. InAs and InGaAs channels, combined with thin gate dielectrics, provide high transconductance, but off-state leakage can be high due to bandband tunneling currents. This leakage is reduced through thin 2.5-3nm channels, and through InGaAs or InP vertical field spacers in the raised source and drain. Devices with 2.7nm InAs channels and lightly-doped InGaAs source/drain spacers, at 25nm Lg, provide a record 0.5mA/µm Ion at 100nA/µm Ioff and 500mV VDD. 1 µm Lg FETs show 61mV/decade subthreshold swing at VDD=0.1 V. Targeting the LP specification, we have developed InGaAschannel MOSFETs with lightly-doped InP wide-bandgap source/drain spacer layers. At 30nm gate length, these show a minimum 60 pA/µm Ioff, approximately 100:1 smaller than a similar device using InGaAs source/drain spacers. A FET using InP spacers, with 45 nm gate length, shows 0.15 mA/µm Ion at 1nA/µm Ioff and 500mV VDD.
InAs and InGaAs have been extensively studied for potential application in VLSI [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15] . These materials have low electron effective mass, which provides a large carrier injection velocity. Together with the high carrier mobility, these devices provide the potential for increased on-current Ion relative to MOSFETs using Si channels. It should be noted as caveat that the advantage of III-V channels diminishes in the case of extremely thin gate dielectrics [16] . Yet, impact ionization, band-band tunneling, and source/drain (S/D) tunneling leakage currents can be high because of low bandgaps and low electron effective mass; until recently [14] Ion (at specified low Ioff and VDD), had not approached or surpassed Si.
If III-V MOSFETs are to supplant silicon MOSFETs in VLSI, their leakage currents will have to be greatly reduced, to levels varying from 100nA/m for high-performance (HP) logic to 30pA/m for low-power (LP) logic. Such low leakage currents must be obtained at device dimensions consistent with the next few scaling generations of VLSI; implying gate lengths approach 7-15nm and source/drain contact pitches approaching 20-40nm. Given such tight dimensions, reduction of this leakage through use of large lateral gate-drain spacers has little relevance to VLSI.
Here we describe device designs for low-leakage III-V MOSFETs. In addition to benefiting FET electrostatics, extreme thinning of the epitaxial In(Ga)As channel to 2-3nm increases the channel quantized bandgap, thereby also decreasing off-state leakage arising from BTBT. Inserting undoped vertical spacers within the raised regrown source/drain (S/D) reduces the otherwise extreme electric field in the gate-drain region, reducing band-to-band tunneling (BTBT) leakage currents. InP, with its wider bandgap, is less prone to BTBT, but, with its higher electron effective mass, its extensive use within the FET channel will decrease the transconductance and on-current; by judicious insertion of InP only in the regions of highest field, leakage can be greatly reduced while minimizing the sacrifice in on-current. Figure 8 ) [15] raised-plus-recessed wide-bandgap InP S/D spacers, having a graded doping profile, the minimum off-current is reduced ( Figure 9 ) to 300 pA/μm at VDS=0.5V, this being limited by gate leakage. Increasing the ZrO2 gate dielectric thickness from 3.0 to 3.8nm then reduces the minimum Ioff to 60 pA/μm.
In these low-leakage devices, there is a moderate sacrifice in on-current, in part due to access resistance in the InP source spacer, and in part due to the due to the InGaAs channel. Present efforts seek to minimize the resistance associated with the source spacer, and to understand why the lower-leakage InGaAs channels provide smaller transconductance that InAs despite having similar transport effective mass. (a) (b) Figure 9 : Subthreshold characteristics of the FET of Fig. 8 with (a) a 3.0nm thick ZrO2 gate dielectric and (b) a 3.8nm thick ZrO2 gate dielectric. The gate length of both devices is 30nm.
